S/N 09/347,690

IN THE LINIOS STATES PATENT AND TRADEMARK OFFICE

Applicant: Man

Manpreet S. Khaira et al.

Examiner: Samarina Makhdoom

Serial No.:

09/347,690

DEC 0 3 2002

Group Art Unit: 2123

Filed:

July 2, 1999


Docket: 884.107US1

Title:

LOGIC VERIFICATION IN LARGE SYSTEMS

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents Washington, D.C. 20231



This declaration is submitted under 37 C.F.R. § 1.131 prior to any final rejection of U.S. Patent Application Serial Number 09/347,690 to establish invention of the subject matter of the rejected claims prior to the effective date of the reference authored by Casas, et al. "Logic Verification of Very Large Circuits Using Shark", Twelfth International Proceeding of VLSI Design, Jan. 7-10, 1999 (hereinafter "Casas"), on which the rejections are based.

I, Jeremy S. Casas, do hereby declare:

- 1. On July 2, 1999, the filing date of the Application designated above (hereinafter the "Application"), I was an employee of Intel Corporation, the assignee of the Application.
- 2. I am a joint inventor of all claims of the present application.
- 3. Prior to the year 1999, I conceived the inventive subject matter in the United States as evidenced by a copy of a signed invention disclosure form attached hereto as Exhibit I and diligently worked to constructively reduce the inventive subject matter to practice as evidenced by the filing of the Application for the claimed embodiments of the invention. I worked with a patent attorney as my other duties permitted in preparing the Application for filing with the United States Patent and Trademark Office. On information and belief, I received at least one draft of the Application for review and revision on or about May 4, 1999.
- 4. The dates redacted from Exhibit I are prior to the year 1999.
- 5. Other material redacted from Exhibit I is not related to dating the conception or reduction to practice of the inventive subject matter.

DECLARATION UNDER 37 C.P.R. § 1.131 Script Number: 09/347,690 Filing Date: July 2, 1999 Tide: LOCIC VERIFICATION IN LARGE SYSTEMS

- Tom Tetzlaff was not an inventor of the inventive subject matter. Mr. Tetzlaff worked as an intern at Intel Corporation, and was directed to create programs which operated according to various embodiments of the invention after it was conceived. Mr. Tetzlaff worked as a programmer under my supervision, and the supervision of Honghua Yang.
- 8. The patent application was filed on July 2, 1999.
- The invention was completed by me as the co-inventor of the subject matter of claims under rejection.
- 10. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date:	NOV.	20,	2002	<u></u>		Can	سه	
				 Jerem	y S. Casas)		

DECLARATION UNDER 37 C.F.R. § 1.131 Serial Number: 09/347,690

Filing Date:July 2, 1999

Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 3 Dkt: 884.107US1

Respectfully submitted, MANPREET S. KHAIRA ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 3/1-2103

Date November 27, 2002

Danny J Padys

Reg. No. 35,635

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 27 day of November 2002.

Name Jane Sugers

Signature

Serial Number: 09/347,690 Filing Date: July 2, 1999
Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 4 Dkt: 884.107US1

EXHIBIT I

REDACTED INVENTION DISCLOSURE FORM

FOR ML IP COMMITTEE

(Mlmm)

INTEL INVENTION DISCLOSURE

MPG/DT/SCL

It is important to provide accurate and detailed information on this form. The information will be used to evaluate , — invention for possible filing as a patent application. When completed, please return this form to the Legal Parament at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

1.	Immanda de la companya de la company			••
	Inventor:Khaira	^		
			First Name	
	99#161-70-1146 WWID	10009527	Phone503-264-9316	M/8:JFT-102
	Home Address: _5245 NW 152 nd St	City_Po	rtlandState_OR	_ Zip97229
	Citizenship:indian	BUM Presenter:		
	Group: (e.g. TMG, ICG, CEG)MPG	Division Name	DT Sub	divisionSCL_
	Supervisor Gadi Singer	_ WWID10010703	Phone4-865-6168_	M/S: _IDC-4C
	Inventor: Otto	Ctores		
	Lest Name	Steve_	First Name	Middle Initial
	88# _547-11-9354 WWID	10073620		MICO IT 100
	Home Address: _2359 NW Gilean	City Po	rtiand State Of	
1	Citizenship:USA	BUM Presenter	:	
	Group: (e.g. TMG, ICG, CEG)MPG	Division Name	DT Substi	Weige Boy
;	Supervisor Manpreet Khaira	WWID 10059521	Phone 503-264-93	16 M/S: DET-102
1	nventor: Yang	Honghi	JB	Н
	Last Name		First Name	Middle Initial
•	38# _644-07-4125 WWID	10073990	Phone503-264-2973	_ M/8:JFT-102
	fome Address: _14430 NW Whistler Ln	City_Port	ilandState_OR_	Zip_97228
•	Citizenship: _Chinese	BUM Presenter		
- (iroup: (e.g. TMG, ICQ, CEG) MPG	Division Name	DT Gubel	dalam mas
3	apervisor* Navoed Sherwani W	WID10073659	Phone503-264-1238_	M/S:JFT-102
ŀ	iventor:Joshi		- 4 -	
111	Last Name	Ma	nder First Name	
8	8#628-01-6667 WWID_	10080018	Phone 603-264-4044	Middle Initial
H	ome Address:268 8W 212 th Ave	City Ala	he 200-200-4044	MVO:UPT-102
C	itizenship:indlen	BUM Presenter:	AND	Zip _97006
G	roup: (e.g. TMG, ICG, CEG) MPQ	Division Name	DT	
S	upervisor Manpreet Khaira Wy	VID 10010703	Phone 503-264-0316 M	Vision SCL_
				3: _JF 1-102
in	ventor:Cases	Jerei	ny	8
_	Lost Name	•	First Name	Middle Initial
•	94544-39-3479 WWID _	10076270	Phone503-264-8427	M/C: IET 400
H	ome Address: _5000 NW 177 th Ave_	CityPort!	end State OD	7in 07000
	weenenip:rilipino	_ BUM Presenter:		
u	roup: (e.g. TMG, ICQ, CEQ) MPQ	Division Name	DT	
31	pervisor* Mandar Joshi WWII)10060018 Ph	one _503-264-4044 M/S:	JFT-102
	ventor: Seligmen			
	Last Name	Erii	First Name	- <u>M</u>
				Middle Initial

•	*88#137-60-3449 WWID10068627_	_		INTEL CONFIDENTIA
	Home Address: 1885 NW Bolling Hill Pr	PHONE_	503-264-2590	Adda
	Homo Address: _1885 NW Rolling Hill Dr Olty	_Beaverton	State	OR_ ZIP97000
	Citizenship: USA BUM Pre Group: (e.g. TMG, iCQ, CEG) MPG Division Supervisor: Steve Otto MANTO 10070000	Maria		
	Supervisor*_Steve Otto WWID10073520	Phone	DT	_ SubdivisionSCL
	(PROVIDE SAME INFORMATION AS ABOVE FOR EACH	H ADDITIO	NAL INVENTO	OR)
2.	2. Title of Invention: Simulation of Large Circuits on Intel Serv	ers		,
3,	3. What technology/product/process (code name) does it relate to 4. Stage of development (i.e. % complete) 100%	o: _Clrcuf	t Logic Verificati	ion
5.	 (a) Has a description of your invention been, or will it shortly 	be, publish	ed outside Intel:	
	NO: X YES: DATE WAS OR WILL If YES, was the manuscript submitted for pre-publication a	BE PUBLIA	HED:	
	If YES, was the manuscript submitted for pre-publication a	pproval?	Æ8:	NO:
	(b) Has your invention been used/sold or planned to be used/s	old by Inte	or others?	+ h + 0 \
	NO:YES:X DATE WAS OR WILL			and ones
	(c) Does this invention relate to technology that is or will be expecification?	•		erest group)/standard/ or
	NO: X YES: Name of SIG/St	andard/Soc	cification.	
	(d) If the invention is a semiconductor device actual or antici-		#A	
	(e) If the invention is software, actual or anticipated date of an	y beta test	_ already in us	2
•	performance of a project involving entities other than Intel, e.g. consortia?	. governme	nt, other compan	tel blue badge employee or in ties, universities or
	NO: YES: Name of individu	ual or entity	/:	
	PLEASE READ AND FOLLOW THE DI PAGE ON HOW TO WRITE A DESCR	RIPTION	of your in	VENTION
ea	ease attach a page to this form, DATED AND SIGNED BY AT LE	BAST ONE	PERSON WHO	
N	NOT A NAMED INVENTOR, to provide a description of the inve	ention, and	include the follo	wine
O	ormation:			·· ·
	1. Describe in detail how the invention works.			
	2. Describe advantage(s) of your invention over what is done n 3. Include at least one flower illustration over what is	OW.		
	3. Include at least one figure illustrating the invention. If the in pseudo-code representation	nvention re	lates to software	, include a flowchart or
	of the algorithm.			
	4. Value of your invention to Intel (how will it be used?). 5. Identify the closest or most performed and the closest or most performance and the closest or most per			•
	 Identify the closest or most pertinent prior art that you are a Who is likely to want to use this invention or infringe the paidetected? 	ware of. tent if one i	s obtained and b	ow would infringement be
A'	AVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLE	MM		
			M	
	Il out 5. kl	and		

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID


SIMULATION OF LARGE CIRCUITS ON INTEL SERVERS

Manpreet Khaira, Steve Otto, Honghua Hannah Yang, Mandar Joshi, Jeremy Casas, Erik Seligman

MS-JFT-104 (hyang, jcasas)@ichips.intel.com

INVENTION AND HOW IT WORKS

This disclosure describes a breakthrough technology, called Shark, that is the only known technique that allows the software simulation of 20+ million transistors. Shark presents a three-stage approach to simulating very large circuits as shown in the following diagram:




Shark first uses the Dice circuit partitioner to partition large circuits into smaller sub-circuits which are more manageable to build and simulate individually. Each sub-circuit or partition is then built as a stand-alone simulator using the Piranha simulator. Finally, DVT is used to run the different partitions, together with a test driver/checker, to form one large simulation of the entire circuit.

- The innovative partitioning approach in Dice enables. Shark to scale to circuits with 20+ million devices, making it a solution for all future logic verification needs. It also enables scaling for performance. A simulation speed-up linear to the number of processors is achieved for up to 96 processors. Previous partitioners for parallel simulation had only limited success due to high communication overhead, load imbalance, and lack of capacity for handling full chip circuits.
- Dice partitioner has
 the use of a combination of several
 powerful activity weight functions in the load balance
 scheme. They cover all types of devices in micro-processor designs such as multiple clocks, and non-latch
 sequential elements.

NEW IDEAS IN SHARK

(1) A circuit partitioner based on a new idea called "extended Latch Boundary Component decomposition", or extended LBCs. The LBC concept by itself is not new. Innovation in our partitioner is to determine how to cluster the LBCs to form extended LBCs, so that the overall simulation speeds up. An extended LBC is a subcircuit that starts from latches and/or primary outputs and ends at latches and/or primary inputs. An extended LBC may contain internal latches and may overlap with another LBC. Dice decom-



poses a circuit into extended LBCs by traversing the circuit hierarchy and putting heavily correlated devices into the same extended LBC so as to reduce logic replication and reduce the final communication cost.

Our extended LBC formulation only 2 communication steps are needed to evaluate the circuit every clock phase. We are also able to minimize circuit replication to about 10%, and communication cost to less than 10% of the total time.

- (2) Once the extended LBCs are created, they partitioned into as many pieces as the number of processors being used. We have developed a new algorithm for partitioning the extended LBCs to allow for load balancing and overlap minimization. Load balancing is based on balancing a critical weight function of the number of latches, their activation during different clock phases, and the size of extended LBCs.
- (3) In our observation, the load balancing obtained using the weight function defined in (2) is not very reliable. We invented a scheme for improving the load balance by a significant amount using activity data feedback. In this scheme, simulation speed data is collected by simulating subcircuits, and is normalized to form a weight function for each transistor in the circuit.

This scheme is independent of tatches. In addition, it handles multiple clocks, since elements connecting to slow clocks have low activity. It also handles other sequential elements such as memory devices and state holders that are not tatches.

(4) When simulating the network,

We use a broadcast-and-collect algorithm which substantially improves performance by removing the time to process data packets arriving.

(5) The Dice partitioner uses a data abstraction technique to form extended LBCs at the standard cell level, and then expands the standard cells to transistors after partitioning.

The Shark approach to solving switch-level circuit simulation makes it the solution for all future Intel logic verification (LVR) needs. It will save dollars by eliminating the need to purchase custom hardware accelerators

From a throughput perspective, Shark runs on standard workstations. This allows designers to do LVR on their designs whenever they want to and not wait in line on a few hardware accelerators as was done previously. This should help increase the quality of the processor (by running more tests due to availability of compute cycles) and at the same time increase the productivity of the designers by eliminating wait-time on LVR runs.

Currently, Bhark is the tool-of-choice for performing LVR of current processor design groups and will most likely be used by all future processor design groups. It is also being evaluated by other chip design teams to be buying any more hardware accelerdon't expect ators for logic verification.

Technical Witness: TIMOTHY KAM

S/N 09/347,690 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Manpreet S. Khaira et al.

Examiner: Samarina Makhdoom

Serial No.:

09/347,690

Group Art Unit: 2123

Filed:

July 2, 1999

Docket: 884.107US1

Title:

LOGIC VERIFICATION IN LARGE SYSTEMS

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents Washington, D.C. 20231

This declaration is submitted under 37 C.F.R. § 1.131 prior to any final rejection of U.S. Patent Application Serial Number 09/347,690 to establish invention of the subject matter of the rejected claims prior to the effective date of the reference authored by Casas, et al. "Logic Verification of Very Large Circuits Using Shark", Twelfth International Proceeding of VLSI Design, Jan. 7-10, 1999 (hereinafter "Casas"), on which the rejections are based.

I, Honghua H. Yang, do hereby declare:

- 1. On July 2, 1999, the filing date of the Application designated above (hereinafter the "Application"), I was an employee of Intel Corporation, the assignee of the Application.
- 2. I am a joint inventor of all claims of the present application.
- 3. Prior to the year 1999, I conceived the inventive subject matter in the United States as evidenced by a copy of a signed invention disclosure form attached hereto as Exhibit I and diligently worked to constructively reduce the inventive subject matter to practice as evidenced by the filing of the Application for the claimed embodiments of the invention. I worked with a patent attorney as my other duties permitted in preparing the Application for filing with the United States Patent and Trademark Office. On information and belief, I received at least one draft of the Application for review and revision on or about May 4, 1999.
- 4. The dates redacted from Exhibit I are prior to the year 1999.
- 5. Other material redacted from Exhibit I is not related to dating the conception or reduction to practice of the inventive subject matter.

DECLARATION UNDER 37 C.F.R. § 1.131
Serial Number: 09/347,690
Füng Date:huly 2, 1999
Tide: LOGIC VERIFICATION IN LARGE SYSTEMS

- 6. Tom Tetzlaff was not an inventor of the inventive subject matter. Mr. Tetzlaff worked as an intern at Intel Corporation, and was directed to create programs which operated according to various embodiments of the invention after it was conceived. Mr. Tetzlaff worked as a programmer under my supervision, and the supervision of Jeremy Casas.
- 8. The patent application was filed on July 2, 1999.
- The invention was completed by me as the co-inventor of the subject matter of claims under rejection.
- 10. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

 \triangle

Date:	11/20/2002	Homelia	lang
		Honghua H. Yang	7

DECLARATION UNDER 37 C.F.R. § 1.131 Serial Number: 09/347,690

Filing Date:July 2, 1999

Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 3 Dkt: 884.107US1

Respectfully submitted, MANPREET S. KHAIRA ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 3/1-2103

Date brember 27, 2002

Donny I Pod

Reg. No. 35,635

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 21 day of Worm 2002.

Name Jane Jagers

Signature

Filing Date: July 2, 1999
Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 4 Dkt: 884.107US1

EXHIBIT I

REDACTED INVENTION DISCLOSURE FORM

FOR ML IP COMMITTEE

(MLmm)

INTEL INVENTION DISCLOSURE

MPG/DT/SCL

it is important to provide accurate and detailed information on this form. The information will be used to evaluate juinvention for possible filing as a patent application. When completed, please return this form to the Legal Parameter at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

inventor: _Khaira		Mannes		
Lest Name		wanpreet		<u> </u>
\$\$#161-70-1145	WWID 10080604	First Na	me	
Home Address: 5245 NW 152 nd Re		Phone_	_603-264-8316	M/8:JFT-102
Home Address: _5245 NW 152 nd 8(CIT	Portiand	State_OF	R_ Zip97229
Citizenship: Indian	BUM Present	Mr:		
machiles imaginal occit		Nome nt	A	AT A
Supervisor Gadi Singer	WAID10010	703Phor	ie4-865-6168_	M/S: _IDC-4C
Inventor: Otto		· ·		
Last Name		First Na	<u> </u>	
88# _547-11-9354_	WWID 10073620	Phone	500 064 0000	Middle initia
Home Address: _2359 NW Gilsan_	<u> </u>	Pilotty_	_603-264-2692	M/8:JFT-102
Citizenship: USA	DI OIL	yPortuma	State _OI	R_ Zlp_97210
Citizenship: USA Group: (e.g. TMG (CC) CEG)	BUM PN	renter:		
	nedeivid Division	Marrie OT	A	
Supervisor Manpreet Khaira	wwm1005	9521 Pho	ne503-264-93	16 M/S:JFT-102_
Inventor: Yeno		•		
Inventor: Yang Last Name		rongnua_ First Nan		
88# _644-07-4125_	W/W/II) 10079000	Phone Plant	10 500 004 00-0	Middle Initial
Home Address: 16630 NW White	1001000		603-264-2973	_ M/8:JFT-102
Home Address: _14430 NW Whistler	City	Portland		_ Zip _97229
Citizenship: _Chinese	BUM Pre	senter:		
wiver (e.g. ima, ica, cea)	IPG Blulelan i	Mana Be		
Supervisor Navsed Sherwani	WWID10073659	Phone	_503-264-1238_	M/S: JFT-102
Lest Name		Mander		
38# 628-01-6667 v	Min socoso	First Nam	•	Middle Initial
18#628-01-6667	**************************************	Phonet	i03-264-4044 <u> </u>	M/8:JFT-102
fome Address:268 8W 212 th Ave_	City_	Aloha	State_OR_	Zip _97008
- medianibi minimal	BUM Presenter			
upervisor Manpreet Khaira	_ WWID10010703_	Phone 5	03-264-9316 M/	5: JFT-102
			_	
TVENTOR: Cases Lost Name		_Jeremy		8
- · · · - · · · -	NAS 400-00-0	First Name		Middle Initial
S#544-39-3479 W	MID10076270	_ Phone	503-264-8427	
ome Address:5000 NW 177 th Ave	City_	Portland	Q144- 00	Zip _ 97229
	BUM Presenter:			
roup: (e.g. TMG, ICG, CEG) MI	G Division M			deion ec:
pervisor Mandar Joshi	WWID10060018	Phone 503-2	64-4044 M/S:	IFT-102
				
Ventor: Seligmen		Erik		M
rest Maile		First Name		Middle Initial

	~~				10000021			MAR.	ET. 100 .
	Home A	ddrees:	1885 NW Do	Hoa Hill Dr		Phone_	503-264-2580	mo:1	1.102
	Citizens	hip:	USA		DI 01	ybeaverton_	8tet	• OR_ ZIP_	97008
	Group:	e.a. TM	a Ica CEA	MDG	DUM	In Marie			
	Supervis	sor*	Bteve Otto	wwin -	UIVIS	ion Name	DT _603-264-2592	Subdivisio	n8CL
	•				10010020	Phone_	_603-264-2592	W8:JFT	102
L.	(PROVI	DE SAN	ME INFORMA n: Simulation	TION AS AI of Large Cir	BOVE FOR EA	ACH ADDITIO	NAL INVENT	OR)	·
١.	What tec	hnology e of dev	y/product/proc elopment (i.e.	ess (code nar % complete)	ne) does it rela 100%	te to: _ Circuit	Logic Verificati	ion	
í.	(a) Has a	descri	ption of your i	ention beer	e, or will it sho	rtly be, publish	ed outside Intel:		
	NO:	<u> X</u>	YE8:	DA	TE WAS OR W	ILL BE PUBLIS	HED.		
	# YES	, was ti	ne manuscript	submitted for	pre-publication	on approval? Y	HED:	NO:	
	(b) Has y	our In	ention been us	ed/sold or old	anned to be use	ed/sold by Intal	or others? ()		N = 4 0 1
						LL BE SOLD:	•	~ was at	and)
	(c) Does specificati	this inv lon?	ention relate to	technology (that is or will t	e covered by a	SIG (special inte	erest group)/s	tandard/or
		X	VFC.				-1 . 41		
						Standard/Spe	CINCATION:		
			on is a semicor on is software,	iductor devic actual or ant	e, actual or and icipated date o	s and nem nems	(tapeout? already in us	e	
	Was the in performan consortia?	vention ace of a	on is a semicor on is software, a conceived or project involvi	eductor device actual or ant constructed ing entitles of	e, actual or and icipated date of n collaboration her than Intel,	ticipated date of I any beta tests with anyone of e.g. governmen	(tapeout? already in us ther than an Ins it, other compar	e	
	Was the in performan consortia?	vention ace of a	on is a semicor on is software, a conceived or project involvi	eductor device actual or ant constructed ing entitles of	e, actual or and icipated date of n collaboration her than Intel,	ticipated date of any beta tests	(tapeout? already in us ther than an Ins it, other compar	e	
1	Was the in performan consortia? NO:	PLI	on is a semicor on is software, a conceived or project involvi YES:	eductor device actual or anticonstructed it ing entitles of the constructed in th	e, actual or and icipated date of neollaboration her than Intel, Name of Indi LLOW THE RITE A DES	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION	tapeout?already in us ther than an Ins it, other compan : NS ON THE A DF YOUR IN	tel blue badge nles, universit ATTACHE VENTION	e employee or in les or
1	Was the in performan consortia? NO:	PLI	on is a semicor on is software, a conceived or project involvi YES:	eductor device actual or anticonstructed it ing entitles of the constructed in th	e, actual or and icipated date of neollaboration her than Intel, Name of Indi LLOW THE RITE A DES	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION	tapeout?already in us ther than an Ins it, other compan : NS ON THE A DF YOUR IN	tel blue badge nles, universit ATTACHE VENTION	e employee or in les or
1	Was the in performan consortia? NO:	PLI P	on is a semicor on is software, a conceived or project involving YES: EASE REAL AGE ON HO othis form, DA	eductor device actual or anticonstructed ting entitles of AND FOOW TO WE	e, actual or and icipated date of a collaboration then Intel, Name of Indi LLOW THE RITE A DES	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION CRIPTION CLEAST ONE	tapeout?already in us ther than an In it, other compar : SON THE A OF YOUR IN PERSON WHO	e tel blue badge des, universit ATTACHE VENTION	e employee or in
i i i	Was the in performan consortia? NO:	PLI P	on is a semicor on is software, a conceived or project involving YES: EASE REAL AGE ON HO othis form, DA	eductor device actual or anticonstructed ting entitles of AND FOOW TO WE	e, actual or and icipated date of a collaboration then Intel, Name of Indi LLOW THE RITE A DES	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION CRIPTION CLEAST ONE	tapeout?already in us ther than an Ins it, other compan : NS ON THE A DF YOUR IN	e tel blue badge des, universit ATTACHE VENTION	e employee or in
NO orn	Was the inperformancousortia? NO: se attach a OT A NAP mation: Description of the control of the co	PLI PA PLI PA PLI PA	on is a semicor on is software, a conceived or project involving YES: EASE REAL AGE ON HOW THE PROPERTY OF TH	eductor device actual or anticonstructed it ing entitles of the AND FOOW TO WE TED AND SEPROVIDE a desertion work a invention work	e, actual or and icipated date of neollaboration her than Intel, Name of Indi LLOW THE RITE A DESIGNED BY ATTERITE OF the cription of the second se	ticipated date of any beta tests with anyone of e.g. governmention Vidual or entity DIRECTION GRIPTION LEAST ONE invention, and	tapeout?already in us ther than an In it, other compar : SON THE A OF YOUR IN PERSON WHO	e tel blue badge nies, universit ATTACHE VENTION	e employee or in les or
23. 04.	Was the in performan consortia? NO: se attach a OT A NAP mation: Description include pseudo f the algority. Value of	PLI Page to MED IN be in de to adva e at lease code re ithm.	on is a semicor on is software, on is software, on is software, or conceived or project involving VES: EASE REAL AGE ON HO of this form, DA IVENTOR, to provide the interest of the presentation invention to Interest on its sequential control of the interest of the inter	eductor device actual or anticonstructed it ing entitles of the entitle entitles of the entitles of th	e, actual or and icipated date of a collaboration her than Intel, Name of indi LLOW THE RITE A DES IGNED BY AT cription of the service what is don invention. If the reset?	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION CONTRACTOR (INVENTION) LEAST ONE invention, and the invention relation r	tapeout?already in use ther than an Inst., other compared: SON THE ADDE YOUR IN PERSON WHO include the follows.	e tel blue badge nies, universit ATTACHE VENTION	e employee or in les or
N(ori 1 2 3 of 4. 5.	Was the in performan consortia? NO:	PLI Page to MED IN be in de to adva e at lease code re ithm.	on is a semicor on is software, on is software, on is software, or conceived or project involving VES: EASE REAL AGE ON HOW this form, DAIVENTOR, to provide the interest of the presentation invention to Interest or most on invention to Interest or most on invention to Interest or most on invention to Interest or most or invention to Interest or most on invention to Interest or most or invention to Interest or Intere	ductor device actual or anticonstructed in constructed in ing entities of the construction of the construction work or invention of the construction of the constructi	e, actual or and icipated date of neollaboration her than Intel, Name of indi LLOW THE RITE A DES IGNED BY AT cription of the service what is don invention. If the used?).	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION (CRIPTION (CRIPTION (CRIPTION)) LEAST ONE invention, and the invention relation in the invention relation.	tapeout?already in use ther than an Inst., other compared. SON THE A SON WHO include the followates to software	tel blue badge nies, universit ATTACHE VENTION wing	e employee or in les or
1 1 2 3 0 4 5 5	Was the in performan consortia? NO:	PLI Page to MED IN be in de to adva e at lease code re ithm.	on is a semicor on is software, on is software, on is software, or conceived or project involving VES: EASE REAL AGE ON HOW this form, DAIVENTOR, to provide the interest of the presentation invention to Interest or most on invention to Interest or most on invention to Interest or most on invention to Interest or most or invention to Interest or most on invention to Interest or most or invention to Interest or Intere	ductor device actual or anticonstructed in constructed in ing entities of the construction of the construction work or invention of the construction of the constructi	e, actual or and icipated date of neollaboration her than Intel, Name of indi LLOW THE RITE A DES IGNED BY AT cription of the service what is don invention. If the used?).	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION (CRIPTION (CRIPTION (CRIPTION)) LEAST ONE invention, and the invention relation in the invention relation.	tapeout?already in use ther than an Inst., other compared: SON THE ADDE YOUR IN PERSON WHO include the follows.	tel blue badge nies, universit ATTACHE VENTION wing	e employee or in les or
1 2 3 6.	Was the in performal consortia? NO:	PLI P. page to MED IN be in de be adva e at leas code re ithm. of your y the cle likely t	on is a semicor on is software, on is software, on is software, or conceived or project involving the second of this form, DA IVENTOR, to properly the second of the secon	constructed in constructed in constructed in constructed in constructed in constructed in construction of the construction work or invention of the construction in construction in construction in construction construction in construction construction in construction construction in construction constructed in construction constr	e, actual or and icipated date of a collaboration her than Intel, Name of indi LLOW THE RITE A DES IGNED BY AT cription of the extention. If the used?). The art that you a or infringe the collaboration of the collaboration of the collaboration.	ticipated date of any beta tests with anyone of e.g. government vidual or entity DIRECTION CONTRACT ONE invention, and invention, and invention related invention related invention related invention related invention related invention on the invention related inve	tapeout?already in use ther than an Inst., other compared; SON THE ADE YOUR IN PERSON WHO include the following ates to software to so	tel blue badge nies, universit ATTACHE VENTION wing	e employee or in les or

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID


SIMULATION OF LARGE CIRCUITS ON INTEL SERVERS

Manpreet Khaira, Steve Otto, Honghua Hannah Yang, Mandar Joshi, Jeremy Casas, Erik Seligman

MS-JFT-104 (hyang, jcasas)@lchips.intel.com

INVENTION AND HOW IT WORKS

This disclosure describes a breakthrough technology, called Shark, that is the only known technique that allows the software simulation of 20+ million transistors. Shark presents a three-stage approach to simulating very large circuits as shown in the following diagram:




Shark first uses the Dice circuit partitioner to partition large circuits into smaller sub-circuits which are more manageable to build and simulate individually. Each sub-circuit or partition is then built as a stand-alone simulator using the Piranha simulator. Finally, DVT is used to run the different partitions, together with a test circuit.

- The innovative partitioning approach in Dice enables Shark to scale to circuits with 20+ million devices, making it a solution for all future logic verification needs. It also enables scaling for performance. A simulation speed-up linear to the number of processors is achieved for up to 96 processors. Previous partitioners for parallel simulation had only filmited success due to high communication overhead, load imbalance, and lack of capacity for handling full chip circuits.
- Dice partitioner has
 the use of a combination of several
 powerful activity weight functions in the load balance
 scheme. They cover all types of devices in micro-processor designs such as multiple clocks, and non-latch
 sequential elements.

NEW IDEAS IN SHARK

(1) A circuit partitioner based on a new idea called "extended Latch Boundary Component decomposition", or extended LBCs. The LBC concept by itself is not new. Innovation in our partitioner is to determine how to cluster the LBCs to form extended LBCs, so that the overall simulation speeds up. An extended LBC is a subcircuit that starts from latches and/or primary outputs and ends at latches and/or primary inputs. An extended LBC may contain internal latches and may overlap with another LBC. Dice decom-



poses a circuit into extended LBCs by traversing the circuit hierarchy and putting heavily correlated devices into the same extended LBC so as to reduce logic replication and reduce the final communication cost.

Our extended LBC formulation: only 2 communication steps are needed to evaluate the circuit every clock phase. We are also able to minimize circuit replication to about 10%, and communication cost to less than 10% of the total time.

- (2) Once the extended LBCs are created, they partitioned into as many pieces as the number of processors being used. We have developed a new algorithm for partitioning the extended LBCs to allow for load balancing and overlap minimization. Load balancing is based on balancing a critical weight function of the number of latches, their activation during different clock phases, and the size of extended LBCs.
- (3) In our observation, the load balancing obtained using the weight function defined in (2) is not very reliable. We invented a scheme for improving the load balance by a algnificant amount using activity data feedback. In this scheme, simulation speed data is collected by simulating subcircuits, and is normalized to form a weight function for each transistor in the circuit.

This scheme is independent of tatches. In addition, it handles multiple clocks, since elements connecting to slow clocks have low activity. It also handles other sequential elements such as memory devices and state holders that are not tatches.



(4) When simulating the network,

We use a broadcast-and-collect algorithm which substantially improves performance by removing the time to process data packets arriving.

(5) The Dice partitioner uses a data abstraction technique to form extended LBCs at the standard cell level, and then expands the standard cells to transistors after partitioning.

The Shark approach to solving switch-level circuit simulation makes it the solution for all future Intel logic verification (LVR) needs. It will save dollars by eliminating the need to purchase custom hardware accelerators

From a throughput perspective, Shark runs on standard workstations. This allows designers to do LVR on their designs whenever they want to and not wait in line on a few hardware accelerators as was done previously. This should help increase the quality of the processor (by running more tests due to availability of compute cycles) and at the same time increase the productivity of the designers by eliminating wait-time on LVR runs.

Currently, Shark is the tool-of-choice for performing LVR of current processor design groups and will most likely be used by all future processor design groups. It is also being evaluated by other chip design teams don't expect to be buying any more hardware accelerators for logic verification,

Technical Witness: TIMOTHY KAM

<u>S/N 09/347,690</u> <u>PATENT</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Manpreet S. Khaira et al.

Examiner: Samarina Makhdoom

Serial No.:

09/347,690

Group Art Unit: 2123

Filed:

July 2, 1999

Docket: 884.107US1

Title:

LOGIC VERIFICATION IN LARGE SYSTEMS

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents Washington, D.C. 20231

This declaration is submitted under 37 C.F.R. § 1.131 prior to any final rejection of U.S. Patent Application Serial Number 09/347,690 to establish invention of the subject matter of the rejected claims prior to the effective date of the reference authored by Casas, et al. "Logic Verification of Very Large Circuits Using Shark", Twelfth International Proceeding of VLSI Design, Jan. 7-10, 1999 (hereinafter "Casas"), on which the rejections are based.

I, Erik M. Seligman, do hereby declare:

- 1. On July 2, 1999, the filing date of the Application designated above (hereinafter the "Application"), I was an employee of Intel Corporation, the assignee of the Application.
- 2. I am a joint inventor of all claims of the present application.
- 3. Prior to the year 1999, I conceived the in the United States as evidenced by a copy of a signed invention disclosure form attached hereto as Exhibit I and diligently worked to constructively reduce the inventive sujbect matter to practice as evidenced by the filing of the Application for the claimed embodiments of the invention. I worked with a patent attorney as my other duties permitted in preparing the Application for filing with the United States Patent and Trademark Office. On information and belief, I received at least one draft of the Application for review and revision on or about May 4, 1999.
- 4. The dates redacted from Exhibit I are prior to the year 1999.
- 5. Other material redacted from Exhibit I is not related to dating the conception or reduction to practice of the inventive subject matter.

DECLARATION UNDER 37 C.F.R. § 1.131 Serial Number: 09/347,690 Filing DomeJuly 2, 1999 LOGIC VERIFICATION IN LARGE SYSTEMS

- Tom Tetzlaff was not an inventor of the inventive subject matter. Mr. Tetzlaff worked as an intern at Intel Corporation, and was directed to create programs б. which operated according to various embodiments of the invention after it was conceived. Mr. Tetzlaff worked as a programmer under the supervision of Honghua Yang and Jeremy Casas.
- The patent application was filed on July 2, 1999. 8.
- The invention was completed by me as the co-inventor of the subject matter of 9. claims under rejection.
- I further declare that all statements made herein of my own knowledge are true 10. and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

11/2=/62	Gh.
Date: 1/25/02	Erik M. Seligman

Erik M. Seligman

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/347,690 Filing Date:July 2, 1999

Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 3 Dkt: 884.107US 1

Respectfully submitted, MANPREET S. KHAIRA ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 3/11/2103

Date Dovember 27, 2002

Danny J. Padys

Reg. No. 35,635

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that	this correspondence is being deposited with the United States Postal
Service with sufficient postage as first class mail, in an envelope addressed to:	Commissioner of Patents, Washington, D.C. 20231, on this 2 day
of November, 2002.	(). ()
Jane Sugars	Thu leagns
74712 3451713	7/0.

Name

Signature

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/347,690

Filing Date:July 2, 1999
Title: LOGIC VERIFICATION IN LARGE SYSTEMS

Page 4 Dkt: 884.107US'1

EXHIBIT I

REDACTED INVENTION DISCLOSURE FORM

FOR ML IP COMMITTEE

(MLmm)

INTEL INVENTION DISCLOSURE

MPG/DT/SCL

It is important to provide accurate and detailed information on this form. The information will be used to evaluate juinvention for possible filing as a patent application. When completed, please return this form to the Legal Parament at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

1.		
Inventor: Khaira	Manpreet	
	First Name	
Mome Address - SOUT NAME AND WIND	10089521 Phone503-264-8318	V8:JFT-102
Nome Address: _0240 NW 152** St	City_PortlandState_OR_ Z	ip97229_
Ciuzananip:indian	BUM Presenter:	
group: (a.g. 1 and 100, CEG) WbG	Division Name DT Guladid	elon SCL
Supervisor Gadi Singer	WWID _10010703 Phone _4-865-6168 M	S: DC-4C
Inventor Ass		
Last Name	Steve First Name	
	FUEL NAME	Middle Initial
Home Address: 2250 NW Gleen		VS:JFT-102
Citizenship, 1904	City_PortlandState_OR_2	ip_97210
Citizenship: USA	BUM Presenter:	
Supervisors Managed VI-1-	Division NameDT Subdivision	onscl_
orbet Attot Mutubteet Wustla	WWID10059521 Phone503-264-9316 N	I/S:JFT-102_
Inventor: Veno		
Inventor: Yang Last Name		
		Middle initial
Home Address: 14430 NW Whieter La		8:JFT-102
Citizenship: Chinese	CityPortland State _OR_ Zi	97229
Court for THO IOO OFFI	BUM Presenter:	
Supervisor* Navged Sharwani 1973	Division NameDT Subdivisio	n8CL
With the state of	WID10073659 Phone503-264-1238 _ M/S	S:JFT-102
Inventor:Joshi	Manda	
Last Name	ManderFirst Name	A 41 4 44 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
88#628-01-6667 WWID	10050018Phone503-264-4044M/	Middle Initial
Home Address:268 8W 212th Ave	CityAloha State_OR_ Zip	5:JFT-102
Citizenship: Indian	BUM Presenter:	_97008
Group: (e.g. TMG, ICG CEQ) MDG	Dom Platelanti	
Supervisor Manpreet Khaira WW	Division NameDT Subdivision	on8CL
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		JFT-102
Inventor:Cases	Jeremy	
Last Name	First Name	Middle le Mai
88#544-39-3479 WWID	10076270 Phone 509.004.0407	Middle Initial
LIGHT MODIESE:DOOD MM 111. VAO	City Portland Steel On The	JP1-102
Citizenship:Filipino	BUM Presenter:	97229
aroob: (e.g. 1 Mai 100' CEG) Wb0	Division Marco	
Supervisor Mandar Joshi WWID	DIvision Name DT Subdivisio 10060018 Phone503-264-4044 M/S:JFT	n8CL
	r more303-204-4044 M/S: _JFT	-102
Inventor:Seligmen	Erik	44
Last Name	First Name	M Middle Initial

•	*88#137-60-3449 WWID10068627 Phone503-264-2590 WS:JFT-102
	From Address: _Todo NW Rolling Hill Dr Olty Besyerton State OR The American
	Citizensiip: USA RI M Presenter
	Group: (4.9) 1804 (4.0) REPG DEVISION NAME OF ALL ALLES
	Supervisor Stave Otto WWID 10073620 Phone 603-264-2592 WS: JFT-102
	(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)
2.	Title of Invention: Simulation of Large Circuits on Intel Servers
3,	What technology/product/process (code name) does it relate to: _Circuit Logic Verification
5.	(a) Has a description of your invention been, or will it shortly be, published outside Intel:
	NO: X YES: DATE WAS OR WILL BE PUBLISHED: If YES, was the manuscript submitted for pre-publication approval? YES: NO:
	(b) Has your invention been used/sold or planned to be used/sold by Intel or others? (In use at Dital)
	NO: YES: X DATE WAS OR WILL BE SOLD: Home
	(c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification?
	NO: X YES: Name of SIG/Standard/Specification:
	(d) If the invention is a semiconductor device, actual or anticipated date of tapeout? (e) If the invention is software, actual or anticipated date of any beta tests already in use
6.	Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia?
	NO: YES: Name of individual or entity:
	PLEASE READ AND FOLLOW THE DIRECTIONS ON THE ATTACHED PAGE ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION
Ple	ase attach a page to this form, DATED AND SIGNED BY AT LEAST ONE PERSON WHO
SI	NOT A NAMED INVENTOR, to provide a description of the invention, and include the following
nfo	rmation:
	1. Describe in detail how the invention works.
	 Describe advantage(s) of your invention over what is done now. Include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or useudo-code representation.
	pseudo-code representation of the algorithm.
	4. Value of your invention to Intel (how will it be used?).
	 Identify the closest or most pertinent prior art that you are aware of. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?
	VE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM
	Il met S. Kha

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID


SIMULATION OF LARGE CIRCUITS ON INTEL SERVERS

Manpreet Khaira, Steve Otto, Honghua Hannah Yang, Mandar Joshi, Jeremy Casas, Erik Seligman

MS-JFT-104 (hyang, jcasas)@ichips.intel.com

INVENTION AND HOW IT WORKS

This disclosure describes a breakthrough technology, called Shark, that is the only known technique that allows the software simulation of 20+ million transistors. Shark presents a three-stage approach to simulating very large circuits as shown in the following diagram:




Shark first uses the Dice circuit partitioner to partition large circuits into smaller sub-circuits which are more manageable to build and simulate individually. Each sub-circuit or partition is then built as a stand-alone simulator using the Piranha simulator. Finally, DVT is used to run the different partitions, together with a test driver/checker, to form one large simulation of the entire circuit.

• The innovative partitioning approach in Dice enables. Shark to scale to circuits with 20+ million devices, making it a solution for all future logic verification needs. It also enables scaling for performance. A simulation speed-up linear to the number of processors is achieved for up to 96 processors. Previous partitioners for parallel simulation had only limited success due to high communication overhead, load imbalance, and lack of capacity for handling full chip circuits.

Dice partitioner has
the use of a combination of several
powerful activity weight functions in the load balance
scheme. They cover all types of devices in micro-processor designs such as multiple clocks, and non-latch
sequential elements.

NEW IDEAS IN SHARK

(1) A circuit partitioner based on a new idea called "extended Latch Boundary Component decomposition", or extended LBCs. The LBC concept by itself is not new. Innovation in our partitioner is to determine how to cluster the LBCs to form extended LBCs, so that the overall simulation speeds up. An extended LBC is a subcircuit that starts from latches and/or primary outputs and ends at latches and/or primary inputs. An extended LBC may contain internal latches and may overlap with another LBC. Dice decom-



poses a circuit into extended LBCs by traversing the circuit hierarchy and putting heavily correlated devices into the same extended LBC so as to reclude logic replication and reduce the final communication cost.

Our extended LBC formulation: only 2 communication steps are needed to evaluate the circuit every clock phase. We are also able to minimize circuit replication to about 10%, and communication cost to less than 10% of the total time.

(2) Once the extended LBCs are created, they partitioned into as many pieces as the number of processors being used. We have developed a new algorithm for partitioning the extended LBCs to allow for load balancing and overlap minimization. Load balancing is based on balancing a critical weight function of the number of latches, their activation during different clock phases, and the size of extended LBCs.

(3) In our observation, the load balancing obtained using the weight function defined in (2) is not very reliable. We invented a echeme for improving the load balance by a significant amount using activity data feedback. In this scheme, simulation speed data is collected by simulating subcircuits, and is normalized to form a weight function for each transistor in the circuit.

This scheme is independent of latches. In addition, it handles multiple clocks, since elements connecting to slow clocks have low activity. It also handles other sequential elements such as memory devices and state holders that are not latches.

(4) When simulating the network,

We use a broadcast-and-collect algorithm which aubstantially improves performance by removing the time to process data packets arriving.

(5) The Dice partitioner uses a data abstraction technique to form extended LBCs at the standard cell level, and then expands the standard cells to transistors after partitioning.

The Shark approach to solving switch-level circuit simulation makes it the solution for all future Intel logic verification (LVR) needs. It will save dollars by eliminating the need to purchase custom hardware accelerators

From a throughput perspective, Shark runs on standard workstations. This allows designers to do LVR on their designs whenever they want to and not wait in line on a few hardware accelerators as was done previously. This should help increase the quality of the processor (by running more tests due to availability of compute cycles) and at the same time increase the productivity of the designers by eliminating wait-time on LVR runs.

Currently, Shark is the tool-of-choice for performing LVR of current processor design groups and will most likely be used by all future processor design groups. It is also being evaluated by other chip design teams — In fact, we don't expect — to be buying any more hardware accelerators for logic verification.

Technical Witness: TIMOTHY KAM